One more thing....
Can you explain the role of these two new signals:
set_io DONE 52 # DONE - GBIN4
set_io DBG1 49 # DBG1 - GBIN5
Are they FPGA outputs, and do they need driving to any particular level?
Edit: GBIN I guess means they are global inputs, so I don't need to worry about setting them.