Log In
Uncategorized
Welcome to myStorm discussions
(13)
Dynamic reconfiguration of PLL
(4)
Migen Gigatron (2019)
(1)
Beginners question on how to use (PLL) clock on Ice40
(2)
Possible nmigen projects
(7)
BlackIce MX RPI header location
(3)
Icestudio Blackice MX support
(11)
IceStudio & BlackICE MX how?
(3)
Error: insufficient arguments: missing
(4)
Enabling VHDL in apio?
(2)
Where to start with FPGA's
(2)
Dynamic warm boot on the ice40
(2)
HDMI on Blackice Mx
(
2
3
)
(54)
Any requests for an 8-bit computer?
(12)
Call me Al (YosysHQ video with Al)
(2)
Arty a7 -riscv- murax
(2)
YosysHQ interview with Al
(1)
RP2040 PIO FPGA implementation
(
2
)
(21)
Stm32duino core and _LL_ periph drivers on Blackice II
(4)
BlackIceMX/IceCore PMOD pinout diagram
(6)
[OT/Xilinx] Using all 9 bits of block RAM for bytewide data
(1)
Rival to BackIce?
(10)
Is there only one version of BlackIce Mx but more cells & RAM if using Yosys?
(3)
Recreating the history of computers on open source FPGAs
(18)
OT: Glasgow Interface Explorer
(4)
KiCAD version of IceCore
(1)
Robotic applications
(2)
What do people use small FPGA boards for?
(19)
Manipulating registers in STM, and data transfer idea
(3)
Tile and Stack expansion idea
(7)
next page →
