Log In
Welcome to myStorm discussions
[
Uncategorized
]
(13)
Update on all things myStorm - streaming
(
2
3
4
5
)
[
Announcements
]
(83)
Getting started with nMigen
[
nMigen
]
(9)
Why do 4 array chunks consume fewer LCs than 1 big array?
[
Verilog
]
(6)
Call me Al (YosysHQ video with Al)
[
Uncategorized
]
(2)
Arty a7 -riscv- murax
[
Uncategorized
]
(2)
YosysHQ interview with Al
[
Uncategorized
]
(1)
RP2040 PIO FPGA implementation
(
2
)
[
Uncategorized
]
(21)
Stm32duino core and _LL_ periph drivers on Blackice II
[
Uncategorized
]
(4)
BlackIceMX/IceCore PMOD pinout diagram
[
Uncategorized
]
(6)
[OT/Xilinx] Using all 9 bits of block RAM for bytewide data
[
Uncategorized
]
(1)
Rival to BackIce?
[
Uncategorized
]
(10)
Is there only one version of BlackIce Mx but more cells & RAM if using Yosys?
[
Uncategorized
]
(3)
Recreating the history of computers on open source FPGAs
[
Uncategorized
]
(18)
OT: Glasgow Interface Explorer
[
Uncategorized
]
(4)
Any requests for an 8-bit computer?
[
Uncategorized
]
(10)
KiCAD version of IceCore
[
Uncategorized
]
(1)
Possible nmigen projects
[
Uncategorized
]
(6)
Robotic applications
[
Uncategorized
]
(2)
LUT explosion during the synthesis of a Memory-Mapped FrameBuffer
[
Verilog
]
(6)
What do people use small FPGA boards for?
[
Uncategorized
]
(19)
Manipulating registers in STM, and data transfer idea
[
Uncategorized
]
(3)
Tile and Stack expansion idea
[
Uncategorized
]
(7)
Wyre - an HDL that compiles to verilog
[
Uncategorized
]
(3)
Flash programming on Blackice Mx
(
2
)
[
Uncategorized
]
(33)
Re-Using M.2. connectors Micromod and BlackEdge/Alloy
[
Carrier
]
(9)
IceCore - STM32 <-> ICE40
[
Uncategorized
]
(5)
Blackice MX with Icestudio?
[
Uncategorized
]
(3)
Amalgam board options
[
Uncategorized
]
(18)
Alloy terminology and examples
(
2
)
[
Uncategorized
]
(24)
next page →
